

Lecture 4: Addressing modes

- **An instruction in the MC68000 contains two types of information**
 - The type of operation to be performed
 - The location of the operand(s) on which to perform the function: the **addressing modes**
- **The MC68000 supports 14 different addressing modes**
 - Data register direct
 - Address register direct
 - Absolute short
 - Absolute long
 - Register indirect
 - Post-increment register indirect
 - Pre-decrement register indirect
 - Register indirect with offset
 - Register indirect with index and offset
 - PC-relative with offset
 - PC-relative with index and offset
 - Immediate
 - Immediate quick
 - Implied register



Addressing modes summary

MODE	ASSEMBLER SYNTAX	EFFECTIVE ADDRESS <ea> GENERATION
Data register direct	D_n	$\langle ea \rangle = D_n$
Address register direct	A_n	$\langle ea \rangle = A_n$
Absolute short	xxx.S or <xxx	$\langle ea \rangle = (\text{next word})$
Absolute long	xxx.L or >xxx	$\langle ea \rangle = (\text{next two words})$
Register indirect	(A_n)	$\langle ea \rangle = (A_n)$
Post-increment register indirect	$(A_n) +$	$\langle ea \rangle = (A_n), (A_n) \leftarrow (A_n) + N$
Pre-decrement register indirect	$-(A_n)$	$(A_n) \leftarrow (A_n) - N, \langle ea \rangle = (A_n)$
Register indirect with offset	$d_{16}(A_n)$	$\langle ea \rangle = (A_n) + d_{16}$
Register indirect with index and offset	$d_8(A_n, X_n)$	$\langle ea \rangle = (A_n) + (X_n) + d_8$
PC-relative with offset	$d_{16}(PC)$	$\langle ea \rangle = (PC) + d_{16}$
PC-relative with index and offset	$d_8(PC, X_n)$	$\langle ea \rangle = PC + (X_n) + d_8$
Immediate	#data (32 bits)	Data=next 2 word
Immediate quick	#data (16 bits)	Data=next word
Implied register	CCR,SR,SP,PC	$\langle ea \rangle = \text{CCR,SR,SP,PC}$



Data register direct

■ Description

- data register (D0-D7) is the source or destination of data

■ Example

- since '.B' is appended to MOVE, only the low byte of the destination data register is affected

INSTRUCTION	MOVE.B D0,D3			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE			D0 D3	10204FFF 1034F88A
AFTER			D0 D3	10204FFF 1034F8FF



Address register direct

■ Description

- address register (A0-A7) is the destination of data
- only word or longword operands may be specified
- a word operand is sign-extended to fit the register

■ Example

- The contents of A3 are copied onto A0

INSTRUCTION	MOVEA.L A3,A0			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE			A0	00200000
			A3	0004F88A
AFTER			A0	0004F88A
			A3	0004F88A



Absolute short

■ Description

- source or destination is a memory location whose address is specified in **one** extension word of the instruction
 - bits 16-23 of the full address are obtained by sign-extension of the 16-bit short address

■ Example

- source is immediate, destination is absolute short address
- since operation is '.W', source is sign-extended to two bytes

INSTRUCTION	MOVE.W #\$1E,\$800			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	000800	12		
	000801	34		
AFTER	000800	00		
	000801	1E		



Absolute long

■ Description

- source or destination is a memory location whose address is specified in **two** extension words of the instruction

■ Example

- source is immediate, destination is absolute long address
- since operation is '.B', only one byte of memory is changed

■ Note

- Often, the distinction between abs-short and abs-long is transparent to the programmer due to the use of labels

INSTRUCTION	MOVE.B #\$1E,\$8F000			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	08F000	FF		
AFTER	08F000	1E		



Register indirect

■ Description

- an **address register** contains the address of the source or destination operand

■ Example

- The instruction moves a longword stored in D0 to the memory location specified by the address in A0

INSTRUCTION	MOVE.L D0,(A0)			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	001000	55		
	001001	02	A0	00001000
	001002	3F	D0	1043834F
	001003	00		
AFTER	001000	10		
	001001	43	A0	00001000
	001002	83	D0	1043834F
	001003	4F		



Post-increment register indirect

■ Description

- indicated by a '+' sign **after** (A_i)
- **after** reading or writing data the address register is incremented by the number of bytes transferred
 - byte: $[A_i] \leftarrow [A_i] + 1$
 - word: $[A_i] \leftarrow [A_i] + 2$
 - longword: $[A_i] \leftarrow [A_i] + 4$

INSTRUCTION	MOVE.W (A5)+,D0			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	001000	45		
	001001	67	A5	00001000
	001002	89	D0	0000FFFF
	001003	AB		
AFTER	001000	45		
	001001	67	A5	00001002
	001002	89	D0	00004567
	001003	AB		



Pre-decrement register indirect

■ Description

- indicated by a '-' sign **before** (A_i)
- **before** reading or writing data the address register is decremented by the number of bytes transferred
 - byte: $[A_i] \leftarrow [A_i] + 1$
 - word: $[A_i] \leftarrow [A_i] + 2$
 - longword: $[A_i] \leftarrow [A_i] + 4$

INSTRUCTION	MOVE.W D0, -(A7)			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	001000	10		
	001001	12	A7	00001002
	001002	83	D0	00000143
	001003	47		
AFTER	001000	01		
	001001	43	A7	00001000
	001002	83	D0	00000143
	001003	47		



Register indirect with offset

■ Description

- a variation of register indirect that includes a 16-bit signed offset (displacement) as an extension word in the instruction
- the sign-extended offset is added to the address register to form the effective address of the source or destination

■ Example

- effective address is 6 plus address register
- value stored in the address register does not change

INSTRUCTION	MOVE.W 6(A0),D0			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	001026	07	A0	00001020
	001027	BF	D0	00000000
AFTER	001026	07	A0	00001020
	001027	BF	D0	000007BF



Register indirect with index and offset

■ Description

- another variation of register indirect. An index register is used as well as an 8-bit signed offset
- the effective address is formed by adding the sign-extended offset, the contents of the index register and the contents of the address register

■ Example

- $\langle ea \rangle = \$10 + \$100A + \$2 = \$101C$

INSTRUCTION	MOVEA \$10(A0,D0.L),A1			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	00101C	EF	A0	0000100A
	00101D	10	A1	00000000
AFTER	00101C	EF	D0	00000002
	00101D	10	A0	0000100A
			A1	FFFFFFF10
			D0	00000002



PC-relative with offset

■ Description

- a 16-bit offset is added to PC to form effective address
- only source operand can be addressed this way
- this mode provides position-independent code
- assembler computes offset by subtracting PC from label

00001000			1	ORG	\$1000
00001000	3A3A	OFFE	2	MOVE.W	COUNT(PC),D5
00002000			3	ORG	\$2000
00002000	ABCD		4	COUNT	DC.W \$ABCD
00002002			5	END	

$\$OFFE = \$2000 - \$1000 - \2

INSTRUCTION	MOVE.W COUNT(PC),D5			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	001026	AB	PC	00001000
	001027	CD	D5	12345678
AFTER	001026	AB	PC	00001004
	001027	CD	D5	1234ABCD



PC-relative with index and offset

■ Description

- an 8-bit signed offset plus an index register are used to compute the address relative to the PC

```

00001000          1          ORG      $1000
00001000  303C 0005      2          MOVE.W  #5,D0
00001004  6100 0004      3          BSR      SQUARE
00001008  4E75           4          RTS
0000100A  103B 0004      5          SQUARE MOVE.B  TABLE(PC,D0.W),D0
0000100E  4E75           6          RTS
00001010  000104091019  7          TABLE DC.B   0,1,4,9,16,25
00001016          8          END
    
```

INSTRUCTION	MOVE.B TABLE(PC,D0.W),D0			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	001015	19	PC D0	0000100A ABCD0005
AFTER	001015	19	PC D0	0000100E 00000019



Immediate

■ Description

- immediate address uses **two** extension words to hold the source operand
- data may be expressed in:
 - decimal (& prefix or none)
 - hexadecimal (\$ prefix)
 - octal (@ prefix)
 - binary (% prefix)
 - ASCII (string within “)

INSTRUCTION	MOVE.L #\$1FFFF,D0			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE			D0	12345678
AFTER			D0	0001FFFF



Immediate quick

■ Description

- immediate quick addressing is an optimized case of immediate addressing whose binary code fits in one word (including the operand)
- immediate operand is sign-extended to fit the 32-bit destination
- available with the following instructions
 - MOVEQ (operand must be a 8-bit signed integer)
 - ADDQ (operand must be in the range 1 to 8)
 - SUBQ (operand must be in the range 1 to 8)

INSTRUCTION	MOVEQ #\$1F,D0			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE			D0	12345678
AFTER			D0	000001F

